


Timer Basics

"Clock" - TIMCLK

T_{TIMCLK}

$$f_{TIMCLK} = 1/T_{TIMCLK}$$



$$\text{time elapsed} = T_{TIMCLK} \cdot \text{Timer Count Reg.}$$

if $f_{TIMCLK} = 1\text{MHz}$, then $T_{TIMCLK} = 1\mu\text{s}$

how many counts required for 1s? $\rightarrow 1,000,000$

for 8-bit timer, max is $255 \cdot T_{TIMCLK} = 255\mu\text{s}$

How to increase max?


1) Slow down TIMCLK \rightarrow Clock divider

2) Increase # of bits in counter

ex. 16-bit timer at 1MHz \rightarrow max is 65535 μs
65.5ms

3) Track # of timer resets that occur.

Longer time Periods \rightarrow Tracking timer resets



```
uint64_t resets=0;
while(1){
    if (zero flag){
        zero flag = 0
        resets++
    }
}
```

```
if (resets == 1000){
    TOGGLE LED
    resets = 0
}
```

Timer Clock sources

High-speed CPU clock already exists in uC, eg. CPUCLK, SMCLK, SYSCLK...
BUSCLK

for our purposes, $BUSCLK = 32 \text{ MHz}$

Low-speed clock typically exists, eg. LCLK, ACLK... LFCLK = 32.768 kHz
our chip also has $MFCLK = 4 \text{ MHz}$

↑ Pick 1!

→ Modify these clocks using a clock divider... N_{div}

$$f_{TIMER} = f_{INCLK} / N_{div}$$

$$f_{INCLK} = \begin{cases} f_{BUSCLK} \\ f_{MFCLK} \\ f_{LFCLK} \\ \vdots \end{cases}$$


$$T_{TIMER} = N_{div} T_{INCLK}$$

Timer Math

given $f_{INCLK} \rightarrow f_{TIMER} = f_{INCLK} / N_{div}$
 $T_{TIMER} = N_{div} / f_{INCLK}$

N_{div} typically integer with limited size.


$$T_{period} = N_{period} \cdot T_{TIMER}$$
$$N_{period} = \text{max value} + 1$$
$$N_{period} \leq 2^{\text{\#bits in timer}}$$




Timer Modes:

UP-Counting (already described)


DOWN-Counting



UP-DOWN counting



All periodic



ONE SHOT