

ENGR-2350

Embedded Control

Timer Examples

Power Consumption, LPMs

Timers: Examples

Example 1: Configure a TIMG module to interrupt every $100\mu\text{s}$ assuming a BUSCLK of 12 MHz and a divider of 4.

A. Use this Timer to implement a program delay of 500ms

i. Redo with a divider of 64 and `.period=50000`;

B. Measure the time between a “start” and “stop” signal; e.g., the length of time a button is pressed

i. Do this approximately (using longer resets from above)

ii. Do this “exactly”

Timers: Examples

Example 2: What is the smallest possible divider that may be used to generate a 10 ms period? Assume using a BUSCLK of 32 MHz.

- What is the time resolution for this configuration?
- Small divider → Fast counting → short count period → higher time resolution

Timers: Examples

Example 3: Configure a TIMG module to interrupt every 1s using LFCLK = 32.768 kHz.

A. Use this Timer to cycle through random colors lit by the RGB LED on the launchpad board

B. Make the microcontroller more power efficient...


- You will not need to know how to do this! This is an FYI type thing.

Microcontroller Power Consumption

Microcontroller CPU consumes significant power:

- Faster clock, more current
- Not dependent on type of operations performed, e.g.:
 - `while(1){}`
 - `while(1){ i++; }`
 - Complicated DSP routine
- How to reduce?

Current Consumption with RGB LED Cycling*



Cursors Measure

Search Results Table

Draw Zoom More ...

Meas 1 1

Mean 9.21 mA

Ch 1

5.00 mA/div

1 MΩ

20 MHz B_w

2 3 4 D15 -D0 Math Ref Bus DVM AFG

Horizontal 2.00 s/div SR: 50.0 kS/s RL: 1 Mpts

Trigger 1 3.30 mA

Acquisition High Res 1 Acqs

RF

Preview

6 Feb 2024 13:33:05

Microcontroller Power Reduction

- **Reduce clock rate:** evaluate code slower
- **Reduce core voltage:** May lead to errors/resets due to “brown-out”
- Follow instructions in datasheet to minimize stray current consumption from peripherals:

6.4 Connections for Unused Pins

Table 6-4 lists the correct termination of unused pins.

Table 6-4. Connection of Unused Pins

PIN ⁽¹⁾	POTENTIAL	COMMENT
PAx and PBx	Open	Set corresponding pin functions to GPIO (PINCMx.PF = 0x1) and configure unused pins to output low or input with the internal pullup or pulldown resistor enabled.
NRST	VCC	NRST is an active-low reset signal. Pull the pin high to VCC, or the device cannot start. For more information, see Section 9.1 .

(1) Any unused pin with a function that is shared with general-purpose I/O must follow the "PAx and PBx" unused pin connection guidelines.

Current Consumption without RGB LED Enabled,
GPIO set to input, pull-down resistors.



Cursors Measure

Search Results Table

Draw Zoom More ...

Meas 1 1

Mean 4.72 mA

Ch 1
1.00 mA/div
1 MΩ
20 MHz B_w

2 3 4 D15 -D0 Math Ref Bus DVM AFG

Horizontal 10.0 ms/div SR: 10.0 MS/s RL: 1 Mpts

Trigger 1 3.28 mA

Acquisition High Res Single: 1/1

RF

Stopped

6 Feb 2024 13:30:25

Microcontroller Power Reduction

- **Reduce clock rate:** evaluate code slower
- **Reduce core voltage:** May lead to errors/resets due to “brown-out”
- Follow instructions in datasheet to minimize stray current consumption from peripherals
- Push operations to peripherals
 - Hardware peripherals typically more power efficient if operation is supported

For all following slides:
Microcontroller referenced is **MSP432P401R**
NOT the MSPM0G3507

Why: MSP432P401R had better power documentation and much better low-power modes as compared to the MSPM0G3507

The MSP432P401R was used in Embedded Control
from Fall 2021 to Spring 2025

Table in Sec. 5-23: **Current Consumption of Digital Peripherals**
 TI SLAS826F **MSP43P401R** Datasheet

PARAMETER	TEST CONDITIONS	TYP	MAX	UNIT
I _{TIMER_A}	Timer_A configured as PWM timer with 50% duty cycle	5		μA/MHz
I _{TIMER32}	Timer32 enabled	3.5		μA/MHz
I _{UART}	eUSCI_A configured in UART mode	6.5		μA/MHz
I _{SPI}	eUSCI_A configured in SPI master mode	5		μA/MHz
I _{I2C}	eUSCI_B configured in I ² C master mode	5		μA/MHz
I _{WDT_A}	WDT_A configured in interval timer mode	6		μA/MHz
I _{RTC_C}	RTC_C enabled and sourced from 32-kHz LFXT	100		nA
I _{AES256}	AES256 active	19		μA/MHz
I _{CRC32}	CRC32 active	2		μA/MHz

Microcontroller Power Reduction

- **Reduce clock rate:** evaluate code slower
- **Reduce core voltage:** May lead to errors/resets due to “brown-out”
- Follow instructions in datasheet to minimize stray current consumption from peripherals
- Push operations to peripherals
 - Hardware peripherals typically more power efficient if operation is supported.
 - Allows for reduced clock rates and ...

Microcontroller Low Power Modes

- Manipulate the powered/operation states of the CPU and/or peripherals.
 - Turn off CPU when not needed!
 - Let peripherals do the hard work
 - Various levels of “Low Power Modes” may exist...


Table 6-42. Operating Modes

OPERATING MODE	DESCRIPTION
AM_LDO_VCORE0	LDO based active mode, normal performance, core voltage level 0
LPM0_LDO_VCORE0	Same as above, except that CPU is OFF (no code execution)
AM_LDO_VCORE1	LDO based active mode, maximum performance, core voltage level 1
LPM0_LDO_VCORE1	Same as above, except that CPU is OFF (no code execution)
AM_DCDC_VCORE0	DC-DC based active mode, normal performance, core voltage level 0
LPM0_DCDC_VCORE0	Same as above, except that CPU is OFF (no code execution)
AM_DCDC_VCORE1	DC-DC based active mode, maximum performance, core voltage level 1
LPM0_DCDC_VCORE1	Same as above, except that CPU is OFF (no code execution)
AM_LF_VCORE0	LDO based low-frequency active mode, core voltage level 0
LPM0_LF_VCORE0	Same as above, except that CPU is OFF (no code execution)
AM_LF_VCORE1	LDO based low-frequency active mode, core voltage level 1
LPM0_LF_VCORE1	Same as above, except that CPU is OFF (no code execution)
LPM3_VCORE0	LDO based low-power mode with full state retention, core voltage level 0, RTC and WDT can be active
LPM3_VCORE1	LDO based low-power mode with full state retention, core voltage level 1, RTC and WDT can be active
LPM4_VCORE0	LDO based low-power mode with full state retention, core voltage level 0, all peripherals disabled.
LPM4_VCORE1	LDO based low-power mode with full state retention, core voltage level 1, all peripherals disabled
LPM3.5	LDO based low-power mode, core voltage level 0, no retention of peripheral registers, RTC and WDT can be active
LPM4.5	Core voltage turned off, wake-up only through pin reset or wake-up capable I/Os

Table 6-1. Operating Modes

MODE	AM		LPM0	LPM1	LPM2	LPM3	LPM4	LPM3.5	LPM4.5	
	ACTIVE	ACTIVE, FRAM OFF ⁽¹⁾	CPU Off ⁽²⁾	CPU OFF	STANDBY	STANDBY	OFF	RTC ONLY	SHUTDOWN WITH SVS	SHUTDOWN WITHOUT SVS
Maximum system clock	16 MHz		16 MHz	16 MHz	50 kHz	50 kHz	0 ⁽³⁾	50 kHz	0 ⁽³⁾	
Typical current consumption, T _A = 25°C	103 µA/MHz	65 µA/MHz	70 µA at 1 MHz	35 µA at 1 MHz	0.7 µA	0.4 µA	0.3 µA	0.25 µA	0.2 µA	0.02 µA
Typical wake-up time	N/A		instant	6 µs	6 µs	7 µs	7 µs	250 µs	250 µs	1000 µs
Wake-up events	N/A		all	all	LF I/O Comp	LF I/O Comp	I/O Comp	RTC I/O	I/O	
CPU	on		off	off	off	off	off	reset	reset	
FRAM	on	off ⁽¹⁾	standby (or off ⁽¹⁾)	off	off	off	off	off	off	
Peripherals in high-frequency state ⁽⁴⁾	yes		yes	yes	no	no	no	reset	reset	
Peripherals in low-frequency state ⁽⁴⁾	yes		yes	yes	yes	yes ⁽⁵⁾	no	RTC	reset	
Peripherals in unclocked state ⁽⁴⁾	yes		yes	yes	yes	yes ⁽⁵⁾	yes ⁽⁵⁾	reset	reset	
MCLK	on (16 MHz _{MAX})		off	off	off	off	off	off	off	
SMCLK	optional ⁽⁶⁾ (16 MHz _{MAX})		optional ⁽⁶⁾ (16 MHz _{MAX})	optional ⁽⁶⁾ (16 MHz _{MAX})	off	off	off	off	off	
ACLK	on (50 kHz _{MAX})		on (50 kHz _{MAX})	on (50 kHz _{MAX})	on (50 kHz _{MAX})	on (50 kHz _{MAX})	off	off	off	
External clock	optional (16 MHz _{MAX})		optional (16 MHz _{MAX})	optional (16 MHz _{MAX})	optional (50 kHz _{MAX})	optional (50 kHz _{MAX})	optional (50 kHz _{MAX})	off	off	
Full retention	yes		yes	yes	yes	yes	yes	no	no	

Current Consumption Figures Specifications TI SLAS826F MSP43P401R Datasheet



PARAMETER	V _{CC}	25°C		UNIT
		TYP	MAX	
I _{LPM3_VCORE0_RTCLF} ^{(7) (8)}	2.2 V	0.64		μA
	3.0 V	0.66	0.85	
I _{LPM3_VCORE0_RTCREFO} ^{(9) (8)}	2.2 V	1.07		μA
	3.0 V	1.16	1.35	
I _{LPM3_VCORE1_RTCLF} ^{(7) (8)}	2.2 V	0.93		μA
	3.0 V	0.95	1.35	

**~3 mA @ 24 MHz
in ACTIVE MODE (CPU ON)**

**max 1.35 μA in LPM3
(CPU OFF)**

Flash Execution V_{CC} = 3 V T_A = 25°C

D042


Figure 5-13. Frequency vs Current Consumption

Timers: Examples

Example 2: Configure a timer module to interrupt every 1s using $ACLK = 32.768$ kHz. (ACLK same as LFCLK)

- Use this Timer to cycle through random colors lit by the RGB LED.
- Make the microcontroller more power efficient...
 - By putting the CPU in **Low Power Mode 3** when not in use

Current Consumption without RGB LED Enabled,
GPIO set to input, pull-down resistors.
CPU in Low-Power Mode 3 Outside Interrupt



Cursors Measure

Search Results Table

Draw Zoom More ...

Meas 1 1
Mean
894 μ A

Ch 1
1.00 mA/div
1 M Ω
20 MHz B_w

2 3 4 D15 -D0 Math Ref Bus DVM AFG

Horizontal
4.00 ms/div
SR: 25.0 MS/s
RL: 1 Mpts

Trigger 1
3.28 mA

Acquisition
High Res
Single: 1/1

RF Stopped
6 Feb 2024
13:27:24


Timers: Examples

Example 2: Configure a timer module to interrupt every 1s using $ACLK = 32.768$ kHz. (ACLK same as LFCLK)

- Use this Timer to cycle through random colors lit by the RGB LED
- Make the microcontroller more power efficient...
 - By putting the CPU in **Low Power Mode 3** when not in use
- Eliminate the need for the CPU after startup
 - Use hardware to update RGB LED from memory!

MSP432P401R Block Diagram

TI SLAS826F MSP43P401R Datasheet




Copyright © 2016, Texas Instruments Incorporated

DMA – Direct Memory Access

- A module/peripheral that can move information to/from memory to registers *without CPU intervention*.
 - Basic operation: A “trigger” causes the DMA to do one or more transfers of data.
 - Successive triggers can increment through an array.
 - CPU may be OFF for entire process
 - Ex.: PCI Buses make extensive use of DMA modules

Current Consumption without RGB LED Enabled,
GPIO set to input, pull-down resistors.
CPU in Low-Power Mode 3 After Init.
DMA Servicing Timer/RGB Update



Cursors Measure

Search Results Table

Draw Zoom More ...

Meas 1 **1**

Mean 845 µA

Ch 1
1.00 mA/div
1 MΩ
20 MHz B_w

2 3 4 D15 -D0 Math Ref Bus DVM AFG

Horizontal 4.00 ms/div SR: 25.0 MS/s RL: 1 Mpts

Trigger **1** 3.28 mA

Acquisition High Res 81 Acqs

RF

Auto

6 Feb 2024 13:22:31

Current Measurements

- State 1: No LPM3: $\sim 4.75 \text{ mA}$ $\Rightarrow \sim 16 \text{ mW}$
- State 2: LMP3 Outside Interrupt: $\sim 895 \mu\text{A}^*$ $\Rightarrow \sim 3.0 \text{ mW}$
- State 3: LMP3+DMA: $\sim 845 \mu\text{A}^*$ $\Rightarrow \sim 2.8 \text{ mW}$

* Datasheet indicates these numbers should be much lower! Maybe measurement limitation OR missing some additional current consumption reductions.