

ENGR-2300

Electronic Instrumentation

Quiz 3

Fall 2018

Name SOLUTIONS

Section _____

Question 1 (20 Points) _____

Question 2 (20 Points) _____

Question 3 (20 Points) _____

Question 4 (20 Points) _____


LMS Question is worth an additional 20pts

Total (80 points) _____

On all questions: **SHOW ALL WORK**. BEGIN WITH FORMULAS, THEN SUBSTITUTE VALUES AND UNITS. No credit will be given for answers that appear without justification. Read the entire quiz before answering any questions. Also it may be easier to answer parts of questions out of order.

Some Additional Background plus

555 Timer Block Diagram



Zener Diodes: From Wikipedia: A **Zener diode** is a diode which allows current to flow in the forward direction in the same manner as an ideal diode, but also permits it to flow in the reverse direction when the voltage is above a certain value known as the breakdown voltage, "zener knee voltage", "zener voltage", "avalanche point", or "peak inverse voltage".

The device was named after Clarence Zener, who discovered this electrical property. Many diodes described as "zener" diodes rely instead on avalanche breakdown as the mechanism. Both types are used. Common applications include providing a reference voltage for voltage regulators, or to protect other semiconductor devices from momentary voltage pulses.

Type Number	Nominal Zener Voltage $V_z @ I_{zT}^{(2)}$ (Volts)	Test Current I_{zT} (mA)	Maximum Zener Impedance $Z_{zT} @ I_{zT}^{(1)}$ (Ω)	Maximum Regulator Current $I_{zM}^{(2)}$ (mA)	Maximum Reverse Leakage Current	
					$T_A = 25^\circ\text{C}$ $I_R @ V_R = 1\text{V}$ (μA)	$T_A = 150^\circ\text{C}$ $I_R @ V_R = 1\text{V}$ (μA)
1N746A	3.3	20	28	110	10	30
1N747A	3.6	20	24	100	10	30
1N748A	3.9	20	23	95	10	30
1N749A	4.3	20	22	85	2	30
1N750A	4.7	20	19	75	2	30
1N751A	5.1	20	17	70	1	20
1N752A	5.6	20	11	65	1	20
1N753A	6.2	20	7	60	0.1	20
1N754A	6.8	20	5	55	0.1	20
1N755A	7.5	20	6	50	0.1	20
1N756A	8.2	20	8	45	0.1	20
1N757A	9.1	20	10	40	0.1	20
1N758A	10	20	17	35	0.1	20
1N759A	12	20	30	30	0.1	20

Question 1 (20 Points) Astable Multivibrator (An Iconic 555 Timer Application)


a. (4pt) The 555 timer circuit shown is to have a duty cycle of 80%. For a given C_1 , what ratio of resistors R_1/R_2 will produce this duty cycle.

$$T_1 = 0.693(R_1 + R_2)C_1$$

$$T = 0.693(R_1 + 2R_2)C_1$$

$$\frac{T_1}{T} = \frac{0.693(R_1 + R_2)C_1}{0.693(R_1 + 2R_2)C_1} = \frac{R_1 + R_2}{R_1 + 2R_2} = 0.8$$

$$\frac{R_1}{R_2} = 3$$



b. (4pt) Using this ratio of R_1/R_2 and $C_1 = 10\mu\text{F}$, calculate the values for R_1 and R_2 needed to yield a frequency of 20Hz.

$$f = \frac{1.44}{(R_1 + 2R_2)C_1} = 20 = \frac{1.44}{(3R_2 + 2R_2)10^{-5}}$$

$$R_2 = 1.44k \text{ and } R_1 = 4.32k$$

c. (2pt) For an ideal 555, what are the maximum and minimum voltages on pin 2 above during normal operation?




Max = 6V, Min = 3 because of the internal divider of the 555

d. (4pt) For an ideal 555, what are the maximum and minimum voltages on pin 7 above during normal operation?


Min = 0 since on pin 7 the transistor connects to zero
Max = 6V plus the voltage across R_2 or $6 + (0.25)3 = 6.75\text{V}$

On the next page, the freq must be 20 Hz so the period must be $1/20 = 50\text{ms}$ so the 3rd plot is out. The 2nd plot has the correct frequency. The first plot does not have an 80% duty cycle, so it has to be the middle plot. The individual curves must satisfy the voltages listed above so they are as labeled.

e. (6pts) Which of the sets of plots below shows the voltages on pins 2, 3, 6 and 7 for the case considered here? Label which plot is which in the correct figure.




Question 2 (20 Points) Combinational & Sequential Logic Circuits



In the circuit pictured above, clock DSTM1 provides a clock signal to a counter and two flip flops. The flip flops are clocked one half cycle after the counter to allow for propagation of the signals through the gates. (The counter changes on the negative edge of DSMT1 and the flop flops change on the negative edge of U2A:Y.) DSTM2 provides an initial reset pulse to both chips. This is required by PSpice to ensure that all sequential devices start in a known state.

- a. The timing diagram below shows the reset pulses and the clock signals. Sketch the following signals in the space provided: the output from the counter (U1A:QA, U1A:QB, & U1A:QC); the output from the combinational logic (U2C:Y=U3A:J, U4A:Y=U3A:K=U3B:J, & U2D:Y=U3B:K); and the output from the flip flops (U3A:Q & U4A:Q). (2pt per trace = 16pt)




- b. (2 pts) A 4-bit counter is cleared and then receives a string of clock pulses. What are QA, QB, QC and QD after 16 clock pulses? Clearly indicate the state of each signal.

QD	QC	QB	QA
0	0	0	0

15 → 1111
 16 → 10000
 4-bit counter output

- c. (2 pts) Consider the circuit below consisting of two NPN transistors Q1 and Q2. Vout1 is the collector terminal of Q1 and Vout2 is the collector terminal of Q2. For a given voltage V1, fill the table below indicating the status of Q1, Q2 (open/closed) and voltage level of Vout1 and Vout2 (High/low). Note: Transistor Q1 is open means Q1 is off and no current flows through it.





V1	Q1 (open/closed)	Vout1 (High/Low)	Q2 (open/closed)	Vout2 (High/Low)
0V	open	High	closed	Low
3V	closed	Low	open	High

Vout2 = V1 → BUFFER!


Question 3 (20 Points) Comparator and Schmitt Trigger

In this problem, we investigate the same properties of Schmitt Triggers we did in Experiment 6. Assume the output of the op-amps is capable of reaching the power supply voltages.


- a. For the circuit shown the input signal, V_{signal} is compared to V_{ref} . For this part there isn't any noise. V_{noise} amplitude is 0V. The plot below has the V_{signal} (without noise). On this plot, draw V_{out} . Label the plot as you would for an experiment report. (4pts)



- b. Same circuit but now a digital type noise has corrupted the signal. Again plot V_{out} . Label as is done for report. (4pts)



- c. It is desired to remove transitions of the output due to the noise. The output should look similar to part a. but the timing will be changed. In other words, there should only be one output pulse per cycle of the signal. Use the schematic below. This can be done using trial and error.
- Ra is set at 1kΩ. Determine a value for Rb which will have the desired effect. There is a range of possible value. (2pts)
 - For your value of Rb, determine the possible values for the voltage at the point labeled as Vc. (2pts)
 - Plot Vout and Vc on the plot below for your values of Rb. (4pts)




any value if

$2k \leq R_b \leq 15k\Omega$


$R_b (k\Omega)$	$V_c (max)$	$V_c (min)$
2.5	2.86	0
3	2.75	0.25
5	2.50	0.83
7	2.38	1.13
10	2.27	1.36
15	2.19	1.56

depends on R_b



Plot Vc and Vout. Be sure to label significant voltages.

2.5 kΩ R_b



Spare plot for part c. Use if needed.

$R_b = 10k\Omega$

Transitions slightly different for different values of R_b


d. Now consider real op-amps but continue to use your values for R_b . The output voltage of the real op-amp won't match the power supply voltage. If V_{out} can only reach to 1V away from the power supply ($V_{out max}$ is 4V and $V_{out min}$ is -4V) what will now be your values for V_c (use the same analysis as you used for part c.ii.) (2pts)

Depends on R_b

R_b	$V_c(max)$	$V_c(min)$
2.5k	2.52V	0.29V
5k	2.33V	1.00V
10k	2.15V	1.45V
15k	2.13V	1.63V

e. Will your design still work to eliminate the false transitions caused by the noise? Support your answer by giving your analysis. You don't need to plot the results. (2pts)

Yes if $2k < R_b < 13k\Omega$
 No if $R_b > 13k\Omega$



Use plot if it helps answer part e.

plot with $R_b = 5k\Omega$

Or words: The values of V_c are sufficiently different to avoid false transitions due to the noise.

Question 4 (20 Points) Diode Circuits


$V_D \approx -12V$

a. (4 Pts) We wish to regulate a 12V DC power supply using a Zener Diode from the table at the beginning of this quiz. Like all Zeners, this diode has three voltage ranges shown in its I-V curve below: the Off Region, The Forward Bias Region and the Reverse Bias Region.


Assuming ideal conditions for this diode, complete the following

- i. The voltage across the diode is $V_D \approx 0.7V$ in the Forward Region
- ii. The voltage across the diode is $V_D \approx 12V$ in the Reversed Region
- iii. The current through the diode is $I_D \approx 0A$ in the OFF Region
- iv. What Zener part number would be used for this application? 1N759A

0-1N759



b. For the circuit shown, the Zener is a 6.2V 1N753A. Use the "Some Additional Background" information at the beginning of this exam. (3pts)




- i. What is the Zener voltage for this diode? 6.2V
- ii. What is maximum Zener current recommended by the manufacturer? This is also referred to as the Maximum Regulator Current.
- iii. If operated at the maximum Zener current, how much power will be dissipated by the Zener.

$I(\max) = 60mA$

$Power = V \cdot I = 372 \mu W$
OR 0.372 W

Repeat this is the same circuit as part b and is still using the 1N753A Zener.
 In the circuit shown
 V_1 has various values
 $R_1 = 100\Omega$
 $R_L = 1.2k\Omega$





V1	Vout	I (Zener current)
4V	3.69V	0
8V	6.2V	12.8mA
12V	6.2V	52.8mA

Complete the table for different values of V_1


$V_1 = 4V$ Zener is off
 No current
 $V_{out} = (4) \times \frac{1.2}{1.2 + 0.1} = 3.69V \approx 3.7V$

$V_1 = 8V$ Zener on $V_{out} = V_{Zener} = 6.2V$ $I_{Rload} = 6.2/1.2 = 5.17mA$
 $I_{R1} = (8 - 6.2)/0.1 = 18mA$
 $I_Z = I_{R1} - I_{Rload} = 18 - 5.17 = 12.8mA$
 $V_1 = 12V$ $V_{out} = 6.2$ $I_{R1} = (12 - 6.2)/0.1 = 58mA$
 $I_Z = I_{R1} - I_{Rload} = 58 - 5.17 = 52.8mA$

For the circuit shown, plot V_{out} relative to ground on the plot below. V_1 is displayed on the plot. Use the V_{on} diode model with $V_{on} = 0.7V$. Label as you would for a report. (3pts)




e. For the circuit shown, the input and the output voltages are shown in the plot below. Ignore the 1st 1/2 cycle. (3pts)



i. Determine the values of:

V_{ripple} 1.2V_{pp} The peak to peak value of the ripple on the output. Ignore the 1st 1/2 cycle.

f_{ripple} 120Hz The frequency of the ripple.



It is desired to reduce the magnitude of the ripple by a factor of **approximately 2**. List something that can be changed for this circuit to achieve this, and list how much it would need to be changed (and if it would need to be increased or decreased.)

- 1) Double $C_1 \Rightarrow C_1 = 10\mu F$
- 2) Double $R_{load} \Rightarrow R_{load} = 4k\Omega$
- 3) Double the drive freq. $f = 120Hz$

f. Do you expect to take the optional final? Your answer here is NON-BINDING. (1pt)

The optional final will:

- cover all topics in the class,
- generally be more difficult than the quizzes
- Not have an LMS portion,
- replace your lowest quiz grade, which includes the LMS portion,
- NOT replace your lowest quiz grade, IF the final grade is the lowest. i.e. you cannot hurt you overall grade by attempting the final.

Real world - the load and drive might be fixed and can't be change

Yes

No

with also allow decreasing V_2

but ~~not~~ not by 1/2 because of diode drop rather drop to ~2.9V peak

E_I

$\Delta = 5.6V_{pp}$