ENGR-2300

## Electronic Instrumentation

## Quiz 3

Fall 2022

## Print Name

$\qquad$ RIN

## Section

$\qquad$

I have read, understood, and abided by the Collaboration and Academic Dishonesty statement in the course syllabus. The work presented here was solely performed by me.

Signature: $\qquad$

Date: $\qquad$

On all questions: SHOW ALL WORK. BEGIN WITH FORMULAS, THEN SUBSTITUTE VALUES AND UNITS. No credit will be given for numbers that appear without justification. Unless otherwise stated in a problem, provide 3 significant digits in answers. Read the entire quiz before answering any questions. Also it may be easier to answer parts of questions out of order.

## I. The 555 Timer in Astable Multivibrator Configuration (20 points)

Shown below is a 555-Timer configured as an astable multivibrator, which generates a train of voltage pulses.


1. (4 pts) You are tasked with using the 555 timer to generate a train of voltage pulses with a frequency of $f=100 \mathrm{kHz}$ and a duty cycle of $75 \%$. Calculate the total period of one cycle of pulses $(T)$, the amount of time per cycle that the voltage output is high ( $T_{\text {high }}$ ) and the amount of time per cycle that the voltage output is low $\left(T_{\text {low }}\right)$.

- Calculation of T: $T=\frac{1}{f}=\frac{1}{100 \mathrm{kHz}}=\mathbf{1 0} \boldsymbol{\mu \mathrm { s }}$ (+1) Correct formula (+1) No math mistake
- Calculation of $\mathrm{T}_{\text {high: }}$ a duty cycle of $75 \%$ means that $\mathrm{V}_{\text {out }}$ is high for $75 \%$ of the period of the pulse, so $\mathrm{T}_{\text {high }}=0.75 \mathrm{~T}=0.75 \times 10 \mu \mathrm{~s}=7.5 \mu \mathrm{~s}(+1)$ Correct formula
- Calculation of $\mathrm{T}_{\text {low }}$ : a duty cycle of $75 \%$ means that $\mathrm{V}_{\text {out }}$ is low for $25 \%$ of the period of the pulse, so $\mathrm{T}_{\text {low }}=0.25 \mathrm{~T}=0.25 \times 10 \mu \mathrm{~s}=\mathbf{2 . 5} \boldsymbol{\mu} \mathrm{s}$ (+1) Correct formula

You must include units.
2. ( 6 pts) Sketch at least 3 cycles of the output voltage from the 555 timer vs. time. Label all relevant voltages, the total period $(T)$, the time per cycle that the output voltage is high ( $T_{\text {high }}$ ) and the time per cycle that the output voltage is low ( $T_{\text {low }}$ ).c)
( +1 ) V vs.t Sketch drawn (+1) 3 cycles Shown

3. (4 pts) Calculate values for $R_{1}$ and $R_{2}$ to the nearest Ohm that will generate the output voltage you sketched in Q1.b.

- Calculating $\mathrm{R}_{2}: T_{\text {low }}=0.693 R_{2} C_{1} \rightarrow R_{2}=\frac{T_{\text {low }}}{0.693 C_{1}}=\frac{2.5 \mu \mathrm{~S}}{0.693 * 0.01 \mu \mathrm{~F}}=361 \Omega$
(+1) Correct formula; (+1) No math error
- Calculating $\mathrm{R}_{1}: T_{\text {high }}=0.693\left(R_{1}+R_{2}\right) C_{1} \rightarrow R_{1}=\frac{7.5 \mu \mathrm{~S}}{0.693 * 0.01 \mu \mathrm{~F}}-361 \Omega=721 \Omega$
(+1) Correct formula; (+1) No math error

4. (4 pts) If you were to use this output signal to drive an LED via pulse-width modulation (PWM), what is the average voltage that is delivered to the LED over time?

$$
\begin{gathered}
\bullet \quad \mathrm{V}_{\text {avg for a square wave can be calculated as follows: }} \begin{array}{c}
V_{\text {avg }}=\frac{V_{\text {low }} T_{\text {low }}+V_{\text {high }} T_{\text {high }}}{T}=\frac{0 \mathrm{~V} * 2.5 \mu \mathrm{~S}+5 \mathrm{~V} * 7.5 \mu \mathrm{~S}}{10 \mu \mathrm{~S}}=\frac{15}{4} \mathrm{~V}=3.75 \mathrm{~V} \\
(+2) \text { A correct approach to calculating } \mathrm{V}_{\text {avg }} \\
(+2) \text { No math error }
\end{array}
\end{gathered}
$$

5. ( 2 pts ) The astable multivibrator configuration of the 555 timer switches its output from high to low when $\mathrm{V}_{\text {threshold }}$ crosses $2 / 3 \mathrm{~V}_{\mathrm{cc}}$ and from low to high when $\mathrm{V}_{\text {trigger }}$ crosses $1 / 3 \mathrm{~V}_{\mathrm{cc}}$, as shown below:


Why is $T_{\text {high }}$ determined by $\left(\mathrm{R}_{1}+\mathrm{R}_{2}\right) \mathrm{C}_{1}$, but $\mathrm{T}_{\text {low }}$ is determined by $\mathrm{R}_{2} \mathrm{C}_{1}$ ?

- $\mathrm{T}_{\text {high }}$ is set by the time it takes for $\mathrm{V}_{\mathrm{c}}=\mathrm{V}_{\text {trigger }}=\mathrm{V}_{\text {threshold }}$ to charge from $1 / 3 * \mathrm{~V}_{\mathrm{cc}}$ to $2 / 3 * \mathrm{~V}_{\mathrm{cc}}$, which is proportional to $\left(\mathrm{R}_{1}+\mathrm{R}_{2}\right) \mathrm{C}_{1}$ because the capacitor is being charged via $V_{c c}$ through $R_{1}$ and $R_{2}$. (+1) Capacitor charging through $R 1$ and $R 2$
- $\mathrm{T}_{\text {low }}$ is set by the time it takes for $\mathrm{V}_{\mathrm{c}}=\mathrm{V}_{\text {trigger }}=\mathrm{V}_{\text {threshold }}$ to discharge from $2 / 3^{*} \mathrm{~V}_{\mathrm{cc}}$ to $1 / 3 * \mathrm{~V}_{\mathrm{cc}}$, which is proportional to $\mathrm{R}_{2} \mathrm{C}_{1}$ because the capacitor is being discharged to ground via the discharge pin of the 555 timer through $\mathrm{R}_{2}$.
(+1) Capacitor discharging through R1

$\mathrm{T}_{\text {low }}$



## II. Combinational and Sequential Digital Logic (20 points)

1. (6 pts) Write the truth table for the following logic circuit, including entries for $\mathrm{Q}_{\mathrm{AB}}, \mathrm{Q}_{\mathrm{C}}$ and Q .


| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{C}$ | $\mathbf{Q}_{\mathbf{A B}}$ | $\mathbf{Q}_{\mathrm{C}}$ | $\mathbf{Q}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 1 | 0 |
| 0 | 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 0 | 1 |
| 1 | 0 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 0 | 1 |

$(+2)$ Correct table of inputs (A, B, C)
$(+1)$ Correct $\mathrm{Q}_{\mathrm{AB}}$ (NOR gate truth table)
$(+1)$ Correct $\mathrm{Q}_{\mathrm{C}}$ (NOT gate truth table)
(+2) Correct Q
2. (2 pts) Which fundamental 3-input logic gate is the circuit in Q2.1 equivalent to? Explain your reasoning in one sentence.

The circuit in Q2.1 is equivalent to a 3-input OR gate, since its output $(\mathbf{Q})$ is 1 when any of the inputs ( $\mathbf{A}, \mathbf{B}$ or $\mathbf{C}$ ) are 1 ; and the output is 0 only when all inputs are 0 .
$(+2)$ Some appropriate reasoning for determining what the gate is equivalent to, even if Q2.1 is incorrect
3. (6 pts) JK Flip Flop: below is the timing diagram for a JK flip-flop with the inputs CLK, $\mathbf{J}$ and $\mathbf{K}$ already given. Sketch $\boldsymbol{Q}$ and $\overline{\boldsymbol{Q}}$ vs. time and fill out the table for $\boldsymbol{Q}$ and $\overline{\boldsymbol{Q}}$ at the given times.


| Time | $\mathbf{J}$ | $\mathbf{K}$ | $\boldsymbol{Q}$ | $\overline{\boldsymbol{Q}}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{1}$ |  |  |  |  |
| $\mathrm{t}_{2}$ |  |  |  |  |
| $\mathrm{t}_{3}$ |  |  |  |  |
| $\mathrm{t}_{4}$ |  |  |  |  |

Solution

| $J$ | $K$ | $C$ | $Q$ | $Q$ |
| :--- | :--- | :--- | :--- | :---: |
| 0 | 0 | $p$ | no change |  |
| 0 | 1 | $p$ | 0 | 1 |
| 1 | 0 | $p$ | 1 | 0 |
| 1 | 1 | $p$ | toggle |  |



According to the truth table for the JK flip-flop:

- At falling clock edge \#1: $\mathbf{J}=\mathbf{1}, \mathbf{K}=\mathbf{0}->\mathbf{Q}=\mathbf{1}$, Qbar = $\mathbf{0}$
- At falling clock edge \#2: $\mathbf{J}=\mathbf{0}, \mathbf{K}=\mathbf{1}->\mathbf{Q}=\mathbf{0}$, $\mathbf{Q b a r}=\mathbf{1}$
- At falling clock edge \#3: $\mathbf{J}=\mathbf{1}, \mathbf{K}=\mathbf{0}->\mathbf{Q}=\mathbf{1}$, Qbar $=\mathbf{0}$
- At falling clock edge \#4: $\mathbf{J}=\mathbf{0}, \mathbf{K}=\mathbf{0}->\mathbf{Q}=$ No Change, $\mathbf{Q b a r}=$ No Change
(+1) Q and Qbar only change on a falling clock edge
$(+1)$ Q and Qbar are always complements of each other

| Time | $\mathbf{J}$ | $\mathbf{K}$ | $\boldsymbol{Q}$ | $\overline{\boldsymbol{Q}}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{1}$ | $\mathbf{1}$ | $\mathbb{1}$ | $\mathbf{0}$ | $\mathbb{1}$ |
| $\mathrm{t}_{2}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathrm{t}_{3}$ | $\mathbf{0}$ | $\mathbb{1}$ | $\mathbf{0}$ | $\mathbb{1}$ |
| $\mathrm{t}_{4}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbb{1}$ | $\mathbf{0}$ |

(+1) All entries for time $t_{1}$ are correct
$(+1)$ All entries for time $t_{2}$ are correct
(+1) All entries for time $t_{3}$ are correct
(+1) All entries for time $t_{4}$ are correct
4. (4 pts) The counter circuit below consists of two D flip-flops ( $\mathbf{F a}$ and $\mathbf{F b}$ ), with a clock input CLK_A and two outputs $\mathbf{Q a}$ and $\mathbf{Q b}$. The D flip-flop is a rising edge device with the following truth table:


| $\mathbf{D}$ | CLK | $\boldsymbol{Q}$ | $\overline{\boldsymbol{Q}}$ |
| :---: | :---: | :---: | :---: |
| 0 | Rising <br> edge | 0 | 1 |
| 1 | Rising <br> edge | 1 | 0 |

Complete the timing diagram below by sketching the outputs $\boldsymbol{Q}_{\boldsymbol{b}}$ and $\overline{\boldsymbol{Q}_{\boldsymbol{b}}}$ ( $\mathbf{Q b} \_\mathbf{b a r}$ ).


Solution: Qa_bar acts as the CLK input to flip-flop Fb and $\mathrm{Qb} \_$bar is the D input to Fb , so when Qa_bar goes from low to high, Fb looks at its D input ( $\mathrm{Qb} \_$bar), then sets Qb to whatever D is (Qb_bar). The way the circuit is configured, Qb will toggle on every rising edge of Qa_bar. This is a 2 bit counter.

(+1) Qb and Qb_bar change only on rising edge of Qa_bar $(+1) \mathrm{Qb}$ and $\mathrm{Qb} \_$bar are complements of each other (+2) Correct Qb and Qb_bar

You must include units.
5. (2 pts) If a $3^{\text {rd }}, 4^{\text {th }}$, and $5^{\text {th }} \mathrm{D}$ flip-flop ( $\mathbf{F c}, \mathbf{F d}$ and $\mathbf{F e}$ ) were to be added to the counter circuit in Q2.5 beyond $\mathbf{F b}$ to provide additional outputs $\mathbf{Q}_{\mathbf{c}}, \mathbf{Q}_{\mathbf{d}}$ and $\mathbf{Q}_{\mathbf{e}}$ to the circuit as shown below, what is the highest number this counter could represent? Give your answer in both binary (base 2) and decimal (base 10) representations.


This circuit is a 5-bit counter, which could represent a largest number (in binary) of 11111. The decimal representation of 11111 is $1^{*} 2^{0}+1 * 2^{1}+1^{*} 2^{2}+1^{*} 2^{3}+1^{*} 2^{4}=1+2+4+8+16=\mathbf{3 1}$

> (+1) Correct binary form
> (+1) Correct decimal form

## III. Comparators and Schmitt Triggers (20 points)

The circuit shown is used for this problem. V1, V2 and V 3 are DC voltage sources with the values shown.
$\mathbf{V 1}=5 \mathrm{~V}, \mathrm{~V} 2=5 \mathrm{~V}$ (resulting in -5 V at the V - input) and
$\mathbf{V 3}=\mathbf{1 V}$. Assume the output of the op-amp is capable of reaching the power supply voltages; hence it is what is called a rail-to-rail op amp.
a. ( 2pts) What are the two possible values of Vout?

$$
+5 V, \quad-5 V
$$


b. (4pts) What are the two possible values of Va, the voltage at the inverting node of the op

$$
\begin{aligned}
& \text { amp? } V_{a}=1+\left(V_{\text {out }}-1\right) \frac{R_{1}}{R_{1}+R_{2}} \quad V_{a}=3 v,-2 v \\
& V_{a}=1+(5-1) \frac{1}{2}=3 \text { or } V_{a}=1+(-5-1) \frac{1}{2}=-2
\end{aligned}
$$

c. $(8 \mathrm{pts})$ Plot Vin vs Vout on the graph shown. Label critical voltages.


You must include units.
d. (2pts) Explain how a Schmitt trigger circuit is different from a comparator circuit. (This should be a structural description, not a description of the inputs/outputs ( 2 pts )
a comparator will switch between a high and low output at a specific voltage reference threshold. when a schmitt trigger toggles between high and low outputs it also toggles between low and high reference thresholds,

e. (2pts) Describe in your own words exactly how a Schmidt trigger circuit eliminates noise from an input signal.

Because a Schmitt trigger has a moving reference threshold, noise cannot repeatedly trigger a change between out put high and out put low unless the noise ampliade is very high.
f. (2pts) Can you increase the noise reduction capability of the circuit shown on the previous page by changing the value of one or more of the resistors? If so, state which resistor or resistors you would change and whether you would increase or decrease their resistance.

Yes. Supposed we increased $R_{2}$ to $3 k$.

$$
\begin{aligned}
V_{a} & =1+\left(V_{\text {out }}-1\right) \frac{R_{1}}{R_{1}+R_{2}} \\
& =1+\left(V_{\text {out }}-1\right) \frac{3}{5} \\
V_{a_{t}} & =1+4 \cdot \frac{3}{5}=3.4 \\
V_{a-} & =1-6 \cdot \frac{3}{5}=-2.6
\end{aligned}
$$

difference in thresholds has 7 increased from $3-(-2)=5$ to $3.4-(-2.6)=6$
EI You must include units.
A. Patterson and J. D. Rees

## IV - Diodes (20 points)

a. (4pts) The graph shows $\mathrm{V} 1(\mathrm{t})$ for the circuit shown. Draw Gout $(\mathrm{t})$ on the graph using the $\mathrm{V}_{\text {on }}$ Model with $\mathrm{V}_{\text {on }}=0.5 \mathrm{~V}$.

## Label important voltages.




$$
\begin{aligned}
& V_{D_{1}}+V_{D_{2}}+V_{D_{3}}=1.5 \mathrm{~V} \\
& V_{D_{4}}+V_{D_{5}}=1.0 \mathrm{~V}
\end{aligned}
$$

b. $(2 \mathrm{pt})$ A diode is found to have $\mathrm{I}_{\mathrm{S}}=4 \times 10^{-11}$ A. Find $\mathrm{V}_{\mathrm{D}}$, the diode voltage when $\mathrm{I}_{\mathrm{D}}=200 \mathrm{~mA}$ at room temperature and if $n=1$. Use the diode equation. Hint: assume that the -1 term is insignificant when solving for $V_{D}$ but then go back and show if it was appropriate to make that assumption about the "-1" term.

$$
\begin{aligned}
& v+=25.9 \times 10.3 \\
& \text { Calculate the power flowing through the diode in part } b \text {. } e^{\frac{V d}{25+57}}=e^{\frac{0.9 \times 10^{.3}}{25.9}} \gg \\
& \text { c. }(2 \mathrm{pt}) \text { Calculate the power flowing through the diode in part } \mathrm{b} \text {. }
\end{aligned}
$$

$$
\begin{aligned}
P= & 1 \mathrm{~V} \quad I=200 \mathrm{~mA} \\
V_{D}= & 0.578 \\
& P=0.11 \mathrm{~W}
\end{aligned}
$$

d. (3pts) Rectifier diodes: For the circuit shown, R1 is the load and the voltage across R1 is Vout. Use the Vo diode model with $\mathrm{Vd}=0.5 \mathrm{~V}$. Sketch Vout. V1 is already plotted.


repent from part a
e. (2 pts) Describe in your own words how the behavior of Zener diodes is different from that of other diodes.

$$
\begin{gathered}
\text { Zener diodes have a } \\
\text { relatively low reverse } \\
\text { breakdown voltage. }
\end{gathered}
$$

f. (3 pts)

In the diagram at right, is there some voltage Vin that will cause current to flow in R1? Explain why or why not.
Yes. Vine Vd of D1 +

$$
\begin{aligned}
& V_{2} \text { of } D_{2}+ \\
& V_{2} \text { of } D_{3} .
\end{aligned}
$$


g. (2 pts) Suppose that another student has built the following circuit from Experiment 8.


The student shows you an input and output waveform and claims that the output waveform represents the phototransistor responding to the IR LED. Describe one way you can verify that this is true without modifying the circuit.

$$
\begin{aligned}
& \text { th can verify that this is true without modifying the circuit. } \\
& \text { place on optical block between the } \mathbb{R} \text { I. ED } \\
& \text { phon ot transistor }
\end{aligned}
$$

h. ( 2 pts ) In addition to being used to generate light, can light-emitting diodes also be used to build rectifier circuits? Explain why or why not?
Yes. In their IV characteristics
they behave the same as LED that
don't emit light.

